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Abstract 
This paper presents several shaft voltage reduction techniques for doubly-fed induction generators in 
wind turbine applications. These techniques includes: pulse width modulated voltage without zero 
vectors, multi-level inverters with proper PWM strategy, better generator design to minimize effective 
capacitive couplings in shaft voltage, active common-mode filter, reducing dc-link voltage and 
increasing modulation index. These methods have been verified with mathematical analysis and 
simulations.   
 
Introduction  
Doubly-fed induction generators (DFIG) are widely used in wind turbine applications. In a DFIG, the 
stator is directly connected to the grid, while the wound rotor is fed from a back-to-back converter via 
slip rings to allow the DIFG to operate at a variety of speeds in order to accommodate changing wind 
speeds [1]. Due to the inherent behavior of pulse width modulation of a voltage source inverter in high 
frequency applications, a common mode voltage will be generated [2-3]. This occurrence can cause 
many unwanted problems such as shaft voltage in the interaction with parasitic capacitive couplings in 
an induction generator.  
Shaft voltage is influenced by various factors such as: capacitive couplings between different parts of 
the machine structure, the configuration of the main supply, voltage transient on the machine 
terminals, and switching states in PWM pattern. Its reduction techniques [4] play a main role in 
attenuation of high frequency related problems of the AC drive systems.  The common mode voltage 
and parasitic capacitances create a high frequency equivalent circuit for Induction generators to 
generate shaft voltage [5]. Recently, some techniques are presented to mitigate shaft voltage and 
bearing currents in DFIGs. An approach is used in [6] to constrain the inverter PWM strategy to 
reduce the overall common mode voltages across the rectifier/inverter system, and thus significantly 
reduce bearing discharge currents. A common mode model of DFIGs is mentioned in [7-9] to calculate 
bearing current and a PWM technique has been presented to eliminate the common mode voltage. 
Fig.1 shows the structure of generator, converters and other components of a wind energy conversion 
system. A full description of shaft voltage calculation and analysis for different topologies has been 
presented in [8]. Fig.1 shows the structure of a DFIG where the parasitic capacitive couplings exist 
between: the stator winding and rotor (Csr), the stator winding and stator frame (Csf), the rotor and 
stator frames (Crf), stator winding and rotor winding (Cws), the rotor winding and rotor (Cwr), rotor 
winding and stator frame (Cwf) and ball bearing and outer and inner races (CBO, CBI). Fig.1.c shows the 
high frequency model of the generator with this configuration. 
As shown in Fig.1.c, the network side converter is connected to the grid through a line LC filter which 
is used to damp the higher order harmonics generated by the switching of semiconductors switches. In 
this case, the only common mode voltage source is from the rotor winding and this voltage stress 
creates shaft voltage which can be easily calculated by a KCL analysis as: 
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Thus, shaft voltage can be simplified as follows: 
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Vcom,R is the rotor side common mode voltage. The capacitive coupling between the rotor winding and 
rotor frame has a significant value compared with other capacitances. The major part of the common 
mode voltage will be placed across the shaft. Therefore, it can be concluded that shaft voltage in a 
DFIG is much greater than stator-fed IG which has been fully investigated in [9]. This paper focuses 
on different PWM techniques, power electronic topologies and design considerations in AC 
generators.  
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Fig.1. (a) a wind turbine with a DFIG and a back-to-back AC-DC-AC converter (b) structure of a 
DFIG with different capacitive couplings (c) its high frequency model (d) a view of stator and rotor 
slots  and their windings 
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Pulse Width Modulated Voltage without Zero Vectors 
Pulse Width Modulated Voltage generated by an inverter is a major cause of motor bearing failures in 
a motor drive system. All inverters generate a common mode voltage relative to the ground, which 
makes a shaft voltage due to parasitic capacitances in the motor. According to Fig.2, phase voltages 
and a common mode voltage (Vcom) can be derived based on leg voltages of a power converter (Vao, 
Vbo, Vco). The leg voltages of the three phase inverter are as follows: 
Vao=Van+Vcom 
Vbo=Vbn+Vcom           (3) 
Vco=Vcn+Vcom 
 
Sum of the leg voltages is given in Eq.4. :  
Vao+Vbo+Vco=(Van+Vbn+Vcn)+3Vcom        (4) 
It is clear that in a three-phase system: 
Van+Vbn+Vcn=0           (5) 
Thus, the common mode voltage can be calculated as: 
Vcom=(Vao+Vbo+Vco)/3          (6) 
In a three-phase converter, there are eight switching states, the leg voltages and the common voltage in 
terms of the DC link voltage are given in Table I.   
 
Table I: Switching states, leg and common mode voltages 
Vectors Switching Vao Vbo Vco Vcom 
V1 100 +Vdc/2 -Vdc/2 -Vdc/2 -Vdc/6 
V2 110 +Vdc/2 +Vdc/2 -Vdc/2 +Vdc/6 
V3 010 -Vdc/2 +Vdc/2 -Vdc/2 -Vdc/6 
V4 011 -Vdc/2 +Vdc/2 +Vdc/2 +Vdc/6 
V5 001 -Vdc/2 -Vdc/2 +Vdc/2 -Vdc/6 
V6 101 +Vdc/2 -Vdc/2 +Vdc/2 +Vdc/6 
V7 111 +Vdc/2 +Vdc/2 +Vdc/2 +Vdc/2 
V0 000 -Vdc/2 -Vdc/2 -Vdc/2 -Vdc/2 
 
 
 
(a) 
 
(c) 
 
(b) 
Fig.2: A three-phase inverter (a) topology (c) voltage vectors in a Space Vector Frame(b) leg, 
common mode, phase and line voltage waveforms 
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Fig.3 shows that using only active voltage vectors (V1-V6), the common mode voltage can be reduced 
significantly but a main drawback is the quality of load current. One of the most popular Space Vector 
switching sequences is V0, V1, V2, V7. Removing V0 and V7 requires adding another active vector in 
order to have a constant switching frequency. This new modulation method increases the load current 
harmonics.  
 
 
Fig.3: Magnitudes of common mode voltage based on different switching states 
 
Multi-Level Inverter Topology  
In Multilevel Converters (diode clamped topology is more practical), there are more voltage levels and 
switching states which can provide possibilities to reduce common-mode voltage. A full description of 
common-mode voltage control of multilevel Inverters has been investigated in [10]. In this topology, 
each leg has three voltage levels: (+Vdc/2, 0 , -Vdc/2).  
In a three phase converter with three legs, there are 27 different switching combinations in a diode 
clamped topology. All switching states and output voltages of a three-level inverter are given in Table 
II.  
• Number ‘2’ means that the top switches in a leg are turned on. 
• Number ‘1’ means that one of the top switches in a leg is turned on.  
• Number ‘0’ means that the top switches in a leg are turned off. 
The common mode voltage magnitudes for this converter are: 
(+Vdc/2, +Vdc/3, +Vdc/6, 0, -Vdc/6, -Vdc/3, -Vdc/2) 
 
 
Fig.4: a three-level diode clamped inverter  
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Table II: switching states for a three-level inverter 
Vectors Switching states Vao Vbo Vco Vcom 
V0 000 -Vdc/2 -Vdc/2 -Vdc/2 -Vdc/2 
V1 100 0 -Vdc/2 - Vdc/2 -Vdc/3 
V2 200 Vdc/2 - Vdc/2 - Vdc/2 -Vdc/6 
V3 010 - Vdc/2 0 -Vdc/2 -Vdc/3 
V4 110 0 0 -Vdc/2 - Vdc/6 
V5 210 Vdc/2 0 - Vdc/2 0 
V6 020 - Vdc/2 Vdc/2 - Vdc/2 -Vdc/6 
V7 120 0 Vdc/2 - Vdc/2 0 
V8 220 Vdc/2 Vdc/2 - Vdc/2 Vdc/6 
V9 001 - Vdc/2 - Vdc/2 0 - Vdc/3 
V10 101 0 -Vdc/2 0 -Vdc/6 
V11 201 Vdc/2 - Vdc/2 0 0 
V12 011 - Vdc/2 0 0 - Vdc/6 
V13 111 0 0 0 0 
V14 211 Vdc/2 0 0 Vdc/6 
V15 021 - Vdc/2 Vdc/2 0 0 
V16 121 0 Vdc/2 0 Vdc/6 
V17 221 Vdc/2 Vdc/2 0 Vdc/3 
V18 002 - Vdc/2 - Vdc/2 Vdc/2 - Vdc/6 
V19 102 0 - Vdc/2 Vdc/2 0 
V20 202 Vdc/2 - Vdc/2 Vdc/2 Vdc/6 
V21 012 - Vdc/2 0 Vdc/2 0 
V22 112 0 0 Vdc/2 Vdc/6 
V23 212 Vdc/2 0 Vdc/2 Vdc/3 
V24 022 - Vdc/2 Vdc/2 Vdc/2 Vdc/6 
V25 122 0 Vdc/2 Vdc/2 Vdc/3 
V26 222 Vdc/2 Vdc/2 Vdc/2 Vdc/2 
 
1: Vectors V0, V13 and V26 are zero voltage vectors in a d-q frame. V0 and V26 create maximum 
common mode voltage of +/- Vdc/2 while V13 generates no common-mode voltage (zero voltage). 
Thus, using this topology, it is possible to reduce common mode voltage without affecting load current 
quality. In fact instead of V0, V26 voltage vectors, we can use V13 to generate PWM waveforms. 
 
2: Vectors V1, V3, V9, V17, V23 and V25 are active vectors and they generate +/-Vdc/3. In these 
switching vectors, two legs of the converter have +Vdc/2 or - Vdc/2 voltage level and the other one has 
zero voltage. Using pulse position method we are able to shift leg voltages in such a way to remove or 
reduce these switching states but it may affect the quality of the load current as shown in Fig.5.a. 
Fig.5.b shows a new pulse pattern as the pulse position in leg ‘a’ is shifted to left side and the one in 
leg ‘b’ to the right side of the switching cycle in order to remove common mode voltage levels of 
+/_Vdc/3.  We can see that other common mode voltage levels (+/-Vdc/3) have been removed but this 
modulation method affects the load current ripple and effective switching frequency.  
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(a)      (b) 
Fig.5: Leg voltages for a three-level inverter (a) at the centre (b) at the sides  
 
Fig.6 shows simulation results based on these methods. We can see the common-mode voltage is 
reduced while the load current ripple is increased. Another simulation result is shown in Fig.7 for a 
four-level inverter. The benefit of using a multi-level converter is not only to reduce the common-
mode voltage.  
 
  
Fig.6: Simulation results: current and voltage waveforms for a three-level inverter 
Authorized licensed use limited to: QUEENSLAND UNIVERSITY OF TECHNOLOGY. Downloaded on March 04,2010 at 23:34:22 EST from IEEE Xplore.  Restrictions apply. 
  
 
Fig.7: Simulation results: current and voltage waveforms for a four-level inverter 
 
 
Better Motor Design to Minimize Capacitive Coupling 
Fig.1.d shows a view of stator and rotor windings where g1 is the air gap between rotor and stator, g2 
is the gap between winding and stator and gin is the thickness of the winding insulation. d is the length 
of slot tooth and ρ is the height of the stator slot. W and W′ are the width of winding at the top and 
bottom respectively. hW is the length of the stator winding at both the right and the left side of 
winding. r is the rotor radius and g1 is the air gap, Lr is the rotor length. This capacitance can be 
multiplied by the number of slots (n) to calculate the total capacitance. ε0 is the permittivity of free 
space and εr1, εr2 are the permittivity of the insulation and the slot wedge material. If the rotor slot 
shape in a DFIG is considered same as the stator slot in Fig.1.d, the shaft voltage in a DFIG can be 
calculated by calculation of each capacitor versus different design parameters. Finalized calculation of 
shaft voltage is: 
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λ is the ratio between end-winding Cwr and without end-winding Cwr which is usually less than 0.05. g 
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Therefore, shaft voltage in DFIG is a function of different parameters such as: W, d, hw, gin, εr, ρ, g1, 
g2. Fig.8.a shows the ratio between shaft adn common mode voltages versus variations of g2 and d 
(λ=0.05, ρ=5mm, g1=1mm, w′=150, W=120 mm, hW=230 mm, gin=2mm, εr=2.25). Fig.8.b shows the 
ratio between shaft adn common mode voltages versus variations of εr and gin (λ=0.05, ρ=5mm, 
g1=1mm, w′=150mm, W=120mm, hW=230 mm, d=50mm, g2=10mm).  
 
(a) (b) 
Fig.8. Vsh/Vcom (a) versus d and g2 versus g2 and d (c) KR versus εr and gin in a DFIG 
 
According to the analysis, with a variation of gap between winding and stator (g2) and length of slot 
tooth (d), it is possible to control the shaft voltage but the effects of these factors are not so high. The 
effects of the insulation parameters such as permittivity and the thickness of the insulation are very 
effective in shaft voltage reduction. By changing these parameters, shaft voltage can be optimized 
while the range of variations should be compromised considering other electromechanical parameters 
[9]. High frequency modeling of electric motors has been presented in [11] based on measurement 
results. 
 
 
Active Common-mode Filter 
A main concept of using an active filter to cancel common mode voltage in a motor drive is based on 
series compensation method in which a transformer is connected in series between the inverter and the 
motor and almost same common mode voltage is generated by an auxiliary circuit. Thus, the common 
mode voltage generated by the inverter and the auxiliary filter cancel each other and the motor does 
not have any common mode voltage. In a traditional 2-level inverter using all voltage vectors, the 
common mode voltage levels generated by the PWM voltage are (+Vdc/2, +Vdc/6, -Vdc/6, -Vdc/2) (refer 
to Table I). To cancel these voltage levels we need a variable DC voltage while in the motor drive we 
can only access to a DC link voltage (Vdc).  
 
There are two concepts to cancel the common mode voltage using an active filter. The first one [12]  is 
based on emitter follower as shown in Fig.9.a in which the common mode voltage is detected and a 
push-pull transistor connected to the DC voltage can generate same common mode voltage between 
the motor drive and the motor and cancel out the common mode voltage. Some practical problems for 
this topology can be: 
• Cost of push-pull transistors operating at high DC link voltage. 
• Losses 
• Conducted emission noise due to leakage current in the motor 
The second method is based on switching concept in which an inverter with extra legs (leg) generates 
different voltages to cancel out or reduce common mode voltage. In a four leg inverter, a controller 
turns on switches in the forth leg to generate +Vdc/2 or –Vdc/2 voltage in order to reduce the common 
mode voltage. 
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Reducing DC Link Voltage and Increasing Modulation Index 
In this case, the percentage of zero vector used in modulation is decreased which reduces a pulse width 
associated with the zero vectors (V0 or V7). Also reducing the DC link voltage reduces the common 
mode and shaft voltages. Increasing modulation index improves the Total Harmonic Distortion.  
 
Conclusions 
Different shaft voltage reduction techniques have been addressed for a DFIG in wind turbine 
applications. Effects of zero voltage vector elimination in a tradition 2-level inverter and using a 
proper PWM strategy with a multilevel converter topology are two possible solutions to reduce shaft 
voltage in a generator system. Changing design parameters of a generator can be an effective 
technique in a primary stage of design which can reduce the cost of additional shaft voltage 
elimination techniques. Other possible strategies such as different topologies of active filters and also 
reducing DC link voltage and increasing modulation index has been verified in order to eliminate or 
reduce the shaft voltage based on the analysis, simulations and a literature review on existing 
techniques. 
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